

*Fig. 1*

DOCKETED  
16 filed 12/22/97




Fig. 2




Fig. 3







Fig. 4




*Fig. 5*



*Fig. 6*



*Fig. 7*









Fig. 8

*Fig. 9*



*Fig. 10*





*Fig. 11*




Fig. 12




Fig. 13

SLOT  
31  
0

STROBE TO START  
EVEN BURST RECEPTION

BURST TIMER  
000

EVEN  
BURST TIMER

1/8-BIT  
COUNTER  
VALUE

STROBE TO START  
EVEN BURST TRANSMISSION

STROBE TO START  
ODD BURST RECEPTION

STROBE TO STOP  
EVEN BURST TRANSMISSION

32-SLOT PERIOD

16  
15





Fig. 14

*Fig. 15*



*Fig. 16*

